Mark Bohr. MOS Transistors: Scaling and
Performance Trends. Semiconductor International, pages 75--79, June
1995.
Mark Bohr. Interconnect Scaling -- The
Real Limiter to High Performance ULSI. In International Electron Devices
Meeting 1995 Technical Digest, pages 241--244. Electron Devices Society of IEEE, December 1995.
Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen,
``Low-Power CMOS Digital Design,''
in IEEE Journal of Solid State Circuits, 1992, Vol. 27, No. 4,
pp. 473--484.
André DeHon, Reconfigurable Architectures for General-Purpose
Computing. AI Technical Report 1586, MIT Artificial Intelligence Laboratory,
545 Technology Sq., Cambridge, MA 02139, pages 35-41,
October 1996. [PS for pp. 35-41],
[HTML for Chapter
4], [Full
Document].
Chuck Hastings, When is a Memory Not a Memory,
In Proceedings of the Electro/87 Mini/Micro Northeast,
page 1132 ff. (4/5/1-18), 1987.
Stephen D. Brown, Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic.
Field-Programmable Gate Arrays. Kluwer Academic Publishers, 101
Philip Drive, Assinippi Park, Norwell, Massachusetts, 02061 USA, 1992.
Kevin Chung, Satwant Singh, Jonathan Rose, and Paul Chow. Using
Hiearchical Logic Blocks to improve the Speed of FPGAs.
In FPGAs, Will Moore and Wayne Luk, eds. (proceedings of
the Oxford 1991 International Workshop on Field Programmable Logic and
Applications), pp. 102--113.
W. R. Heller, C. George Hsi, Wadi F. Mikhaill.
Wirability---Designing Wiring Space for Chips and Chip Packages.
IEEE Design and Test of Computers, pages 43--51, August, 1984.
Russell Tessier and Heather Giza. Balancing Logic Utilization and Area Efficiency in FPGAs.
In Conference on Field Programmable Logic and Applications (FPL '2000),
pages 535--544, August 28--30, 2000.
Sandeep Bhatt and Frank Thomson Leighton.
A Framework for Solving VLSI Graph Layout Problems.
In Journal of Computer System Sciences v28p300-343, 1984.
André DeHon. Entropy, Counting, and Programmable Interconnect.
(Shorter version in FPGA'96). [HTML] [TR PS]n.b. The switching requirements for the m choose k switching block
is detailed in the appendix in this TR.
Ronald I. Greenberg and Charles E. Leiserson.
A Compact Layout for the Three-Dimensional Tree of Meshes.
In Applied Math Letters v1n2p171--176, 1988.
André DeHon.
Compact, Multilayer Layout for Butterfly Fat-Tree.
In
Twelfth Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA 2000), pages 206--215, July 9-12, 2000.
[abstract,
paper links].
Vaughn Betz and Jonathan Rose, ``FPGA Routing Architecture:
Segmentation and Buffering to Optimize Speed and Density,'' ACM/SIGDA
International Symposium on Field Programmable Gate Arrays, Monterey,
CA, February 1999, pp. 59 - 68. [PDF]
Stephen D. Brown, Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic.
Field-Programmable Gate Arrays. Kluwer Academic Publishers, 101
Philip Drive, Assinippi Park, Norwell, Massachusetts, 02061 USA, 1992.
Vaughn Betz, Jonathan Rose, and Alexander Marquardt. Architecture
and CAD for Deep-Submicron FPGAs, Kluwer Academic
Publishers, 1999.
André DeHon. ``Unifying Mesh- and Tree-Based Programmable
Interconnect,'' IEEE Transactions on Very Large Scale Integration
(VLSI) Systems, Volume 12, Number 10, Pages 1051--1065, October,
2004.
[abstract
and links]
Supplemental:
Frank Thomson Leighton.
``New lower bound techniques for VLSI,'' in
Proceedings of the Twenty-Second Annual Symposium on the Foundations of
Computer Science, 1981.
William Tsu, Kip Macy, Atul Joshi, Randy Huang, Norman Walker, Tony Tung,
Omid Rowhani, Varghese George, John Wawrzynek, André DeHon.
HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array.
In Proceedings of the International Symposium on Field
Programmable Gate Arrays, pages 69--78, February 1999.
[abstract, paper, and slide links].
Steve Trimberger, Dean Carberry, Anders Johnson, and Jennifer Wong.
A Time Multiplexed FPGA. In Proceedings of the 1997 International
Symposium on Field-Programmable Custom Computing Machines. April, 1997.
M. J. Wirthlin, B. L. Hutchings. ``Improving Functional Density
Through Run-Time Constant Propagation'', in ACM/SIGDA International
Symposium on Field Programmable Gate Arrays, pp. 86-92 (1997).
[PS]