CS184b:

Computer Architecture [Single Threaded Architecture: abstractions, quantification, and optimizations]

Day8: January 30, 2000 Exploiting Instruction-Level Parallelism

1

Caltech CS184b Winter2001 -- DeHon











































Speculation

- Wide-issue ISA?
 - Likely to have more instructions in flight than mean latency between branches (nd>l)
 - to exploit parallelism, need to continue computing assuming the chosen path is correct
 - means making result values visible to subsequent instructions which may be wrong if control flow goes another way

23

Caltech CS184b Winter2001 -- DeHon

















