CS184b:

Computer Architecture [Single Threaded Architecture: abstractions, quantification, and optimizations]

Day5: January 17, 2000 Pipelining ISA Processor Execution

Caltech CS184b Winter2001 -- DeHon







































Model/Common Case

- Common/simple case
- Implementation transparency
- Could have slowed the initiation interval for all ops
- OR could have said can't use value for number of cycles
- But, only few sequences/cases problematic

21

- let rest run faster

Caltech CS184b Winter2001 -- DeHon







Big Ideas

- Ops with different requirements
- Some cases can run faster than others
- Fast in simple, common cases
- Correct in others

Caltech CS184b Winter2001 -- DeHon

25