CS184b: Computer Architecture [Single Threaded Architecture: abstractions, quantification, and optimizations] Day16: March 8, 2001 Review and Retrospection

Caltech CS184b Winter2001 -- DeHon







Architecture distinguished from Implementation

- IA32 architecture vs.
 80486DX2, AMD K5, Intel Pentium-II-700
- VAX architectures vs.
 - 11/750, 11/780, uVax-II
- PowerPC vs.
 - PPC 601, 604, 630 ...
- Alpha vs.
 - EV4, 21164, 21264, …

• Admits to many different implementations

5

<section-header>
Value?
Abstraction
Effort

human brain time is key bottleneck/scarce resource in exploiting modern computing technology

Economics

Software Distribution
capture and package meaning
pragmatic of failure of software engineering

Fixed Points

- Must "fix" the interface
- Trick is picking what to expose in the interface and fix, and what to hide
- What are the "fixed points?"
 - how you describe the computation
 - primitive operations the machine understands

7

- primitive data types
- interface to memory, I/O
- interface to system routines?

Caltech CS184b Winter2001 -- DeHon



Optimizations

- Simple Sequential Model
- Pipeline
 - hazards, interlocking
- Multiple Instructions / Cycle
 - out of order completion, issue
 - renaming, scoreboarding
- Branch prediction, predication
- Speculation
- Memory Optimization

Callech @18 Franslation to different underlying org.

Memory System

- Motivation for Caching
 - fast memories small
 - large memories slow
 - need large memories
 - speed of small w/ capacity/density of large
- Programs need frequent memory access
 - e.g. 20% load operations
 - fetch required for every instruction

• Memory is the performance bottleneck?

19

Caltech CS184b-WPrograms run slow?

Themes for Quarter

• Recurring

- "cached" answers and change
- merit analysis (cost/performance)
- dominant/bottleneck resource requirements
- structure/common case
 - common case fast
 - fast case common
 - correct in every case
- exploit freedom in application
- virtualization

Caltech CS184b Winter2001 -- DeHon

0, 1, Infinity

- Virtual Memory
 - abstract out physical capacity
- Traditional RISC/CISC
 - single operator per cycle (model)
- ILP/EPIC operator exploitation
 - arbitrary number of functional units
- Registers **not** have this property

Caltech CS184b Winter2001 -- DeHon

Computer Architecture Parallel to Parthenon Critique

- Are we making:
 - copies in submicron CMOS
 - of copies in early NMOS
 - of copies in discrete TTL
 - of vacuum tube computers?

Caltech CS184b Winter2001 -- DeHon

Big Ideas

- Optimize beneath abstraction
 - exploit freedom of implementation
 - exploit binding time
 - exploit structure and common case
- Identify bottlenecks
- Cost/benefits analysis
 - quantify tradeoffs and options

Caltech CS184b Winter2001 -- DeHon

