



### VLIW

- Exploit ILP
- w/out all the hardware complexity and cost
- Relegate even more interesting stuff to the compiler (REMISC?)
- ...but no binary compatibility path

Caltech CS184b Winter2001 -- DeHon



3





#### Instruction Length

- Field in standard way
  - *pinsts* (from cs184a)
  - like RISC instruction components
- Allow variable fields (syllables) per parallel component
- Encode
  - stop bit (break between instructions)
  - (could have been length...)

Caltech CS184b Winter2001 -- DeHon



7

















127	87 86		46 45	54 D
instruc	ction slot 2	instruction slot 1	instr	uction slot 0 template
L	41	41	1	41 5
		Figure 3-16. Bund	lle Format	
	Instruction	Description	Execution Un	it
	Туре	Description	Туре	
	A	Integer ALU	I-unit or M-unit	
	I	Non-ALU integer	I-unit	
	M	Memory	M-unit	
	F	Floating-point	F-unit	
	В	Branch	B-unit	
	L+X	Extended	I-unit	





![](_page_9_Figure_1.jpeg)

![](_page_10_Figure_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_11_Figure_0.jpeg)

![](_page_11_Figure_1.jpeg)

### Branching

- Unpack branch
  - branch prepare (calculate target)
    - added branch registers for
  - compare (will I branch?)
  - branch execute (transfer control now)
- sequential semantics w/in instruction group

25

- indicate static or dynamic branch predict
- loop instruction (fixed trip loops)
- multiway branch (with predicates)

Caltech CS184b Winter2001 -- DeHon

![](_page_12_Figure_11.jpeg)

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

Before Data Speculation	After Data Speculation
<pre>// other instructions st8 [r4] = r12 1d8 r6 = [r8];; add r5 = r6, r7;; st8 [r18] = r5</pre>	<pre>ldB.a r6 = [r8];; // advanced load // other instructions stB [r4] = r12 ldB.c.clr r6 = [r8] // check load add r5 = r6, r7;; stB [r18] = r5</pre>

<pre>/ other instructions :B [r4] = r12 B r6 = (r8);; 34 r5 = r6, r7;; :8 [r18] = r5</pre>	<pre>ld8.s r6 = [r8];; // other instructions add r5 = r6, r7;; // other instructions st8 [r4] = r12 chk.a.clr r6, recover back; st8 [r18] = r5 // semeshere else in program recover; 148 r6 = [r8];; add r5 = r6, r7 br back</pre>

# Advanced Load Support Advanced Load Table Speculative loads allocate space in ALAT

- tagged by target register
- ALAT checked against stores
  - invalidated if see overwrite
- At check or load
  - if find valid entry, advanced load succeeded

31

- if not find entry, failed
  - reload ...or...

Caltech CS184b Winter branch to patchup code

![](_page_15_Figure_9.jpeg)

### Register "renaming"

- Application benefits:
  - software pipelining without unrolling
  - values from previous iterations of loop get different names (rename all registers allocated in loop by incrementing base)

33

- allows reference to by different names
- pass data through registers
  - without compiling caller/callee together
  - variable number of registers

Caltech CS184b Winter2001 -- DeHon

![](_page_16_Figure_9.jpeg)

![](_page_17_Figure_0.jpeg)

![](_page_17_Figure_1.jpeg)

![](_page_18_Figure_0.jpeg)

![](_page_18_Figure_1.jpeg)

## Big Ideas [MSB-1]

- Local control (predication)
  - costs issue
  - increases predictability, parallelism
- Common Case/Speculation
  - avoid worst-case pessimism on memory operations
  - common case faster
  - correct in all cases

Caltech CS184b Winter2001 -- DeHon

39