## CS184b: Computer Architecture (Abstractions and Optimizations)

Day 9: April 15, 2005
ILP 2


## Limit Studies

- Goal: understand how far you can go
- this case, how much ILP can find
- Remove current/artificial limits
- do full renaming, arbitrary look ahead
- perfect control prediction, memory disambiguation
- Careful with assumptions
- can still be pessimistic
- is there another way to do it?
- another way around the limitation?


## What do we achieve today?

- Pentium ... < 1 instruction/cycle retired
- But low cycle time
- Time $=$ CPI $\times$ Instructions $\times$ CycleTime
- Not seen attempts to issue more than 4 instructions/cycle
- Much less sustain retire or more than 4


## Today

- ILP Limits
- Practical Issues
- Finite size issues
- Cost Scaling
- Ultrascalar





## Operation Organization

- Consider Tree-structured calculation
- freedom in ordering
- consider:
- post-order traversal
- by levels from leaves
- where is parallelism?
- Storage cost?


Caltech CS184 Spring2005 -- DeHon
10

## Window Size

- How many instructions forward do we look?
- Only look at next = in-order issue


Caltech CS184 Spring2005 -- DeHon


## Window Cost?

- Check no one before you in the window writes a value you need
- Rsrc $_{i} \neq$ Rdst $_{\mathrm{i}-1} ;$ Rsrc $_{\mathrm{i}} \neq$ Rdst $_{\mathrm{i}-2} ; \ldots$
- $\mathrm{O}\left(\mathrm{WS}^{2}\right)$ comparisons


## Costs?

- Both DEC and "Quantifying" (also DEC)
- appear to use a scoreboarded scheme to avoid
- accept not issue until result computed?
- "Quantifyng" suggests:
- wakeup time $\propto I^{2}{ }^{2} \times$ WS $^{2}$
- but assuming quadratic wire delay in length
- (never buffer wire)
- but WS=F(IW)
- Certainly grows faster than linear time
$-\mathrm{A} \propto \mathrm{IW} \times \mathrm{WS}$


## Cost?

- Anecdotal [Farrell, Fischer JSSC v33n5]
- DEC 20-instruction queue
- 4 instruction issue
- (80 physical registers)
$-10 \mathrm{~mm}^{2}$ in $0.35 \mu \mathrm{~m}\left(300 \mathrm{M}^{2}+\right.$ )
- Compare:
- 300 4-LUTs (w/ interconnect)
- MIPS-X 32b CPU w/ 1KB memory $=68 \mathrm{M} \lambda^{2}$
$-600 \mathrm{MHz}=1.6 \mathrm{~ns}$
Caltech CS184 Spring2005 -- DeHon 14


## Registers

- How many virtual registers needed?



## RF and IW interaction

- Larger Issue (Decode)
- want to read/retire more registers per cycle
- RF ports $=3$ IW [Op Rdst $\leftarrow$ Rsrc1,Rsrc2]
- A $\propto$ ports $\times$ number
$-\ldots$ and number of registers $=F($ IW $)$
$-\mathrm{A} \propto \mathrm{IW} \times \mathrm{F}$ (IW)
- RF grows faster than linear


## Bypass: Control

- Control comparison
- every functional input (2 IW)
- get input from
- every pipestage (d) from issue produce to wb
- for every result producer (>IW)
- Total comparisons: $\mathrm{d} \times \mathrm{IW}^{2}$


## Bypass: Interconnect

- "Quantifying"
- quadratic wire delay
- (but asymptotically, we can buffer)
- largest delay component calculated
- (>1ns for IW=8) [180nm]
- IW=8 about 5-6 times IW=4



## Bypass: Interconnect

- Linear layout
- bypass span functional units and RF
- physical RF grows with IW
- read/write ports
- more physical registers to support IW
- FU bypass muxes grows with IW
- Consequently
- width grows with IW
- cycle grow with IW?

Caltech CS184 Spring2005 -- DeHon

...And now for something Completely Different

24

## Different Solution

- These assume Number of Regs > IW
- If IW>R, different approach...
- From Henry, Kuszmaul, et. al.
- ARVLSI'99
- SPAA'99
- ISCA'00

Caltech CS184 Spring2005 -- DeHon

- Each FU has a full RF
- Build network between FUs
- use network to connect produce/consume
- user register names to configure interconnect
- Signal data ready along network


## Ultrascalar concept

- Linear delay
- O(1) register cost / FU
- Complete renaming at each FU
- different set of registers
- so when say complete RF at each FU, that's only the logical registers
$\qquad$ 28


## Parallel Prefix

- Basic idea is one we saw with adders
- An FU will either
- produce a register (generate)
- or transmit a register (propagate)
- can do tree combining
- pair of FUs will either both propagate or will generate
- compute function by pair in one stage
- recurse to next stage
- get log-depth tree network connecting producer and consumer



## Ultrascalar: asymptotics

- Assume $M(n)<O(\sqrt{n})$
- Area $\sim n \times R^{2}$
- Delay ~ ( $\sqrt{ } n$ ) $\times R$
- Claim can do
- Area ~n×R
- Delay $\sim \sqrt{ }(n \times R)$
- If memory grows faster, will dominate interconnect growth, hence area and delay - get extra term for memory growth (like Rent's Rule)


## Cyclic Prefix

- Gets delay down to log(WS)
- w/ linear layout, delay still linear
- Issue into, retire from Window in order
- serves
- rename
- shared RF
- issue
- bypass
- reorder

Caltech CS184 Spring2005 -- DeHon

## UltraScalar:

- $0.25 \mu \mathrm{~m}$
- 128-window, 32 logical regs
- 64b ops ?
- 8 instruction fetch
- delays <2ns [0.25 $\mu \mathrm{m}$ ]
- commit, wakeup, schedule
- wire delay dominate logic
- area $\sim 2 G \lambda^{2}$ (not include datapath)


## Solution for:

- Object/binary compatibility is paramount
- Performance is King
- Recompilation not an option
- Cost (area, energy) is no object


## (Semi?) Big Ideas

- Good to look at
- Extremes (what can this possibly do?)
- Sensitivity (how important is this to...)
- Balance
- Size Matters
- Interconnect delay dominate
- As parameters grow
- watch tradeoffs
- widely different solutions prevail in different points in space (different asymptotes)

Caltech CS184 Spring2005 -- DeHon

