

CS184b: Computer Architecture (Abstractions and Optimizations)

Day 2: March 30, 2005
Instruction Set Architecture



Today


- Datapath review
- H&P view on ISA
- RISC Themes

RISC?

- What does RISC mean?

CS184a Day 5 With Branch and Indirect

Instr: ALUOP Bsel Write Bsrc Asrc DST Baddr




ISA

- Model based around Sequential Instruction Execution
- Visible-Machine-State \times Instruction \rightarrow New Visible-Machine-State
- New Visible-Machine-State identifies next instruction
 - $PC \leftarrow PC+1$ or $PC \leftarrow \text{branch-target}$

ISA

- Visible Machine State
 - Registers (including PC)
 - Memory
- Instructions
 - ADD R1, R2, R3
 - LD R3, R4
 - BNE R4, R2, loop

Datapath



[Datapath from PH (Fig. 5.1)]

Caltech CS184 Spring2005 -- DeHon

7


Instructions

- Primitive operations for constructing (describing) a computation
- Need to do?
 - Interconnect (space and time)
 - Compute (intersect bits)
 - Control (select operations to run)

Caltech CS184 Spring2005 -- DeHon

8

Detail Datapath



[Datapath from PH (Fig. 5.13)]

Caltech CS184 Spring2005 -- DeHon

9

H&P View

- ISA design done?
- Not many opportunities to completely redefine
- Many things mostly settled
 - at least until big technology perturbations arrive
- Implementation (uArch) is where most of the action is
- **Andre**: maybe we've found a nice local minima...

Caltech CS184 Spring2005 -- DeHon

10

H&P Issues

- Registers/stack/accumulator
 - # operands, memory ops in instruction
- Addressing Modes
- Operations
- Control flow
- Procedure calls
- Primitive Data types
- Encoding

Caltech CS184 Spring2005 -- DeHon

11

Addressing Modes

- Minimal:
 - Immediate #3
 - Register R1
 - Register Indirect (R1)
- Others:
 - displacement
 - indirect (double dereference)
 - auto increment/decrement (p[x++] = y)
 - scaled

Caltech CS184 Spring2005 -- DeHon

12

Addressing Modes

- More capable
 - less instructions
 - potentially longer instructions
 - bits and cycle time
 - many operations (complicate atomicity of instructions)
 - Add (R2)+,(R3)+,(R4)+

Caltech CS184 Spring2005 -- DeHon

13

Address Space Quote

- *The Virtual Address eXtension of the PDP-11 architecture . . . provides a virtual address of about 4.3 gigabytes which, even given the rapid improvement of memory technology, should be adequate far into the future.*
- William Strecker, "VAX-11/780—A Virtual address Extension to the PDP-11 Family," *AFIPS Proc., National Computer Conference*, 1978

Caltech CS184 Spring2005 -- DeHon

14

Operations: Procedure call/return

- ? Save registers?
- Update PC
 - call target
 - return address
- Change stack and frame pointers
 - store old
 - install new

Caltech CS184 Spring2005 -- DeHon

15

Operations: Procedure call/return

- **Question:** How much should instruction do?
- Lesson: High variance in work needs to be done
 - which registers need to save
 - best way to transfer arguments to procedures
 - better to expose primitives to the compiler and let it specialize the set of operations to the particular call

Caltech CS184 Spring2005 -- DeHon

16


Data Types

- Powers of two from bytes to double words
 - 8, 16, 32, 64
 - (very implementation driven decision)
- Floating Point types
- Are pointers integers?
- Alignment requirements

Caltech CS184 Spring2005 -- DeHon

17

Detail Datapath




[Datapath from PH (Fig. 5.13)]

Caltech CS184 Spring2005 -- DeHon

18

Encoding: RISC/Modern



[DLX Instruction Format from HP2nd ed. (Fig. 2.21)]

Caltech CS184 Spring2005 -- DeHon

19

Operation Complexity

- Contradiction?
 - Providing primitives
 - Including floating point ops

Caltech CS184 Spring2005 -- DeHon

20

Local Minima?

- Self-Fulfilling?
 - How would we quantitatively validate need for a new operation?
 - [cue: bridge story]
 - This is what we use as primitives
 - Funny, we don't find a need for other primitives...

Caltech CS184 Spring2005 -- DeHon

21

RISC Themes

- Common case fast
- Provide primitives (building blocks)
- Let compiler specialize to particular operation
- Make decode/operation simple so implementation is fast

Caltech CS184 Spring2005 -- DeHon

22

Compilers

- 1960→1990 shift
 - increasing capability and sophistication of compilers
 - e.g.
 - inter-procedural optimization
 - register assignment (register usage)
 - strength reduction
 - dataflow analysis and instruction reordering
 - (some progress) alias analysis

Caltech CS184 Spring2005 -- DeHon

23

Compilers

- Gap between programmer and Architecture
- Increasingly bridged by compiler
- Less need to make assembly language human programmable
- More opportunity for compiler to specialize, partial evaluate
 - (do stuff at compile time to reduce runtime)
- RISC: "Relegate Interesting Stuff to Compiler"

Caltech CS184 Spring2005 -- DeHon

24

ISA Driven by

1. Implementation costs
 2. Compiler technology
 3. Application structure
- Can't do good architecture in isolation from any of these issues.

RISC?

VAX Instructions

- Vary in length 1 to 53 bytes
- Some very complex
 - Powerful call routines
 - Polynomial evaluate (polyf)
 - Calculate CRC (crc)

VAX / MIPS procedure

The screenshot shows a MIPS simulator window with several sections:

- Registers:** A list of registers (r0-r31) with their current values.
- Instruction:** The current instruction being executed, shown in both MIPS assembly and hexadecimal.
- PC:** The Program Counter value.
- Memory:** A view of memory locations and their contents.
- Registers:** A section showing the state of various registers.
- Registers:** Another section showing register values.
- Registers:** A final section showing register values.

RISC


- Reduced Instruction Set Computers
- Idea:
 - Provide/expose minimal primitives
 - Make sure primitives fast
 - Compose primitives to build functionality
 - Provide orthogonal instructions

RISC Equation

- $\text{Time} = \text{CPI} \times \text{Instructions} \times \text{CycleTime}$
- CISC:
 - Minimize: Instructions
 - Result in High CPI
 - Maybe High CycleTime
- RISC:
 - Target single-cycle primitives (CPI~1)
 - Instruction Count increases
 - Simple encoding, ops \rightarrow reduced Cycle Time

Cycle Time

- How many gate delays in 300ps?



Caltech CS184 Spring2005 -- DeHon

[Agarwal et al./ISCA 2000] 31

VAX Data

TABLE 8
Average VAX Instruction Timing (Cycles per Instruction)

	Compute	Read	R-Stall	Write	W-Stall	IB-Stall	Total
Decode	1.900						
Spec1	0.885	0.308	0.364			0.613	1.613
Spec2-6	1.052	0.148	0.116	0.161	0.192	0.102	1.711
B-Disp	0.221					0.005	0.226
Simple	0.870	0.029	0.017	0.033	0.027		0.977
Field	0.482	0.049	0.058	0.007	0.002		0.600
Fast	0.292	0.000	0.000	0.008	0.001		0.302
Call/Ret	0.937	0.133	0.074	0.130	0.184		1.458
System	0.434	0.015	0.031	0.014	0.028		0.522
Character	0.218	0.039	0.099	0.046	0.004		0.506
Decimal	0.026	0.002	0.000	0.001	0.002		0.031
Int/Except	0.055	0.002	0.005	0.004	0.005		0.071
Mem Mngmt	0.555	0.061	0.200	0.004	0.003		0.824
Abort	0.127						0.127
TOTAL	7.267	0.783	0.964	0.409	0.450	0.720	10.593

Caltech CS184 Spring2005 -- DeHon

[Emer/Clark, ISCA 1984] 32

RISC Enabler 1

- "large", fast On-Chip SRAM
 - Large enough to hold kernel exploded in RISC Ops ~ 1--10K 32b words?
- Previous machines:
 - Off-chip memory bandwidth bottleneck
 - Fetch single instruction from off chip
 - Execute large number of microinstructions from on-chip ROM
 - ROM smaller than SRAM
- Small/minimal machine → make room for cache

Caltech CS184 Spring2005 -- DeHon

33

RISC Enable 2

- High Level Programming
 - Bridge semantic gap by compiler
 - As opposed to providing powerful building blocks to assembly language programmer

Caltech CS184 Spring2005 -- DeHon

34

Fit Problem

- "A great deal depends on being able to fit an entire CPU design on a single chip."
- "RISC computers benefit from being realizable at an earlier date."

Caltech CS184 Spring2005 -- DeHon

35

Common Case

- "wherever there is a system function that is expensive or slow in all its generality, but where software can recognize a frequently occurring degenerate case (or can move the entire function from runtime to compile time) that function is moved from hardware to software, resulting in lower cost and improved performance." – 801 paper

Caltech CS184 Spring2005 -- DeHon

36

Measurement Good

- Don't assume you know what's going on – measure
- Tune your intuition
- "Boy, you ruin all our fun -- you have data." – DEC designers in response to a detailed quantitative study [Emer/Clark Retrospective on 11/780 performance characterization]

VAX/RISC Compare

Table 1: Machine Implementation Parameters

	VAX 4000/180	MIPS M/2000	VAX 8700
Chip First Silicon	1985	1986	9/8
System Ship	1986	1989	1986
CPU	REXIS2	R3000	9/6
Technology	Custom CMOS	Custom CMOS	ECL gate array
Component counts			
CPU	145K transistors, 190K bits mem	115K transistors	approx. 160 gate arrays, 1300 gates each (included above)
FPU	184K transistors	105K transistors	
Feature size	1.5 micron	1.2 micron	
Die size			
CPU	12x12 mm ²	7.6x8.7 mm ²	n/a
FPU	12.7x11 mm ²	12.6x12.6 mm ²	
Cycle time	25 ns	45 ns	
On-chip cache	2 KB	none	n/a
Board cache	128 KB L2-D	64 KB L1, 64 KB D	64 KB L2-D
TLB	64 entries	64 entries	1024 entries
Page size	512 bytes	4 Kbytes	512 bytes
Memory access time	18 cycles	12 cycles	16 cycles
FP multiply	15 cycles	5 cycles	15 cycles
FP Add	14 cycles	2 cycles	11 cycles
List price	\$100K	\$50K	\$600K
Performance			
Overall SPECmark	7.9	17.6	5.6
Integer SPECmark	7.7	18.7	5.6
FP SPECmark	8.1	16.3	6.0

VAX/RISC Compare

Table 2: RISC factors

benchmark	instruc. ratio	CPI		RISC factor
		MIPS	VAX	
spice2g6	2.48	1.80	8.02	4.44
matrix300	2.37	3.06	13.81	4.51
nasx7	2.10	3.01	14.95	4.97
fpfpp	3.88	1.45	15.16	10.45
tomcatv	2.86	2.13	17.45	8.18
doduc	2.65	1.67	13.16	7.85
espresso	1.70	1.08	5.40	5.09
equottt	1.08	1.25	4.38	3.51
li	1.62	1.10	6.53	5.97
geo. mean	2.17	1.71	9.87	5.77

	min	geo. mean	max
VAX CPI	5.4	9.9	17.4
MIPS CPI	3.1	1.7	3.1
CPI ratio (VAX/MIPS)	3.5	5.8	10.4
Inst. ratio (MIPS/VAX)	1.1	2.2	3.9
RISC factor	1.8	2.7	3.7

VAX

- Smoking gun?:
 - 3-operand instructions
 - One cycle per operand field
 - If field a mem-op, wash with ld/st in RISC
 - If register-op, costs more
- ...long way to supporting gap...

ISA Growth

- Can add instructions (upward compatibility)
- Do we ever get to remove any?

RISC

- Everyone believe RISC
 - X86 only one left
 - ...and it's a RISC core...
- ...but do they understand it?
 - Today's processors pretty complicated
 - Who's managing instruction scheduling?
 - What mean to FPGAs?

Big Ideas

- Common Case
 - Measure to verify/know what it is!
- Primitives
- Highly specialized instructions brittle
- Design pulls
 - simplify processor implementation
 - simplify coding
- Orthogonality (limit special cases)
- Compiler: fill in gap between user and hardware architecture