

# CS184b: Computer Architecture (Abstractions and Optimizations)

Day 23: May 23, 2005  
Dataflow



Caltech CS184 Spring2005 -- DeHon

## Today

- Dataflow Model
- Dataflow Basics
- Examples
- Basic Architecture Requirements
- Fine-Grained Threading
- TAM (Threaded Abstract Machine)
  - Threaded assembly language

Caltech CS184 Spring2005 -- DeHon

2

## Functional

- What is a functional language?
- What is a functional routine?
- Functional
  - Like a mathematical function
  - Given same inputs, always returns same outputs
  - No state
  - No side effects

Caltech CS184 Spring2005 -- DeHon

3

## Functional

Functional:

- $F(x) = x * x$ ;
- (define (f x) (\* x x))
- `int f(int x) { return(x * x); }`

Caltech CS184 Spring2005 -- DeHon

4

## Non-Functional

Non-functional:

- (define counter 0)  
(define (next-number!)  
 (set! counter (+ counter 1))  
 counter)
- `static int counter=0;`  
`int increment () { return(++counter); }`

Caltech CS184 Spring2005 -- DeHon

5

## Dataflow

- Model of computation
- Contrast with Control flow

Caltech CS184 Spring2005 -- DeHon

6

## Dataflow / Control Flow

### Dataflow

- Program is a graph of operators
- Operator consumes tokens and produces tokens
- All operators run concurrently

### Control flow

- Program is a sequence of operations
- Operator reads inputs and writes outputs into common store
- One operator runs at a time
  - Defines successor

Caltech CS184 Spring2005 -- DeHon

7

## Models

- **Programming Model:** functional with I-structures
- **Compute Model:** dataflow
- **Execution Model:** TAM

Caltech CS184 Spring2005 -- DeHon

8

## Token


- Data value with presence indication

Caltech CS184 Spring2005 -- DeHon

9


## Operator

- Takes in one or more inputs
- Computes on the inputs
- Produces a result
- Logically self-timed
  - “Fires” only when input set present
  - Signals availability of output




Caltech CS184 Spring2005 -- DeHon

10




## Dataflow Graph

- Represents
  - computation sub-blocks
  - linkage
- Abstractly
  - controlled by data presence



Caltech CS184 Spring2005 -- DeHon

12





### Straight-line Code

- Easily constructed into DAG
  - Same DAG saw before
  - No need to linearize

Caltech CS184 Spring2005 -- DeHon

14








### DF Exposes Freedom

- Exploit dynamic ordering of data arrival
- Saw aggressive control flow implementations had to exploit
  - Scoreboarding
  - OO issue

Caltech CS184 Spring2005 -- DeHon

17





### Dataflow Graph

- Computation itself may construct / unfold parallelism
  - Loops
  - Procedure calls
    - Semantics: create a new subgraph
      - Start as new thread
      - ...procedures unfold as tree / dag
      - Not as a linear stack

– ...examples shortly...

23

Caltech CS184 Spring2005 -- DeHon

### Key Element of DF Control

- Synchronization on Data Presence
- Constructs:
  - Futures (language level)
  - I-structures (data structure)
  - Full-empty bits (implementation technique)

24

Caltech CS184 Spring2005 -- DeHon

## I-Structure

- Array/object with full-empty bits on each field
- Allocated empty
- Fill in value as compute
- Strict access on empty
  - Queue requester in structure
  - Send value to requester when written and becomes full

Caltech CS184 Spring2005 -- DeHon

25

## I-Structure

- Allows efficient “functional” updates to aggregate structures
- Can pass around pointers to objects
- Preserve ordering/determinacy
- *E.g.* arrays

Caltech CS184 Spring2005 -- DeHon

26

## Future

- **Future** is a promise
- An indication that a value **will be computed**
  - And a handle for getting a handle on it
- Sometimes used as program construct

Caltech CS184 Spring2005 -- DeHon

27

## Future

- Future computation immediately returns a future
- Future is a handle/pointer to result
- (define (vmult a b)  
 (cons (future (\* (first a) (first b)))  
 (vmult (rest a) (rest b))))
- [Version for C programmers on next slide]

Caltech CS184 Spring2005 -- DeHon

28


## DF V-Mult product in C/Java

```
int [] vmult (int [] a, int [] b)
{
  // consistency check on a.length, b.length
  int [] res = new int[a.length];
  for (int i=0;i<res.length;i++)
    future res[i]=a[i]*b[i];
  // return (res);
}
// assume int [] is an I-Structure
```

Caltech CS184 Spring2005 -- DeHon

29


## I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon

..J


### I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon

31


### I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon

32


### I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon

33


### I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon

34


### I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon







35

### I-Structure V-Mult Example




Caltech CS184 Spring2005 -- DeHon

36



### I-Structure V-Mult Example



Caltech CS184 Spring2005 -- DeHon

43

### Fib


```
(define (fib n)
  (if (< n 2) 1 (+ (future (fib (- n 1)))
                  (future (fib (- n 2))))))
```

```
int fib(int n)
{
  if (n<2)
    return(1);
  else
    return ((future)fib(n-1) + (future)fib(n-2));
}
```

Caltech CS184 Spring2005 -- DeHon

44


### Fibonacci Example



Caltech CS184 Spring2005 -- DeHon

45


### Fibonacci Example



Caltech CS184 Spring2005 -- DeHon

46


### Fibonacci Example



Caltech CS184 Spring2005 -- DeHon

47







### Fibonacci Example





Caltech CS184 Spring2005 -- DeHon

48







- ### Futures
- Safe with **functional** routines
    - Create dataflow
    - In functional language, can wrap futures around everything
      - Don't need explicit future construct
      - Safe to put it anywhere
        - Anywhere compiler deems worthwhile
  - Can introduce non-determinacy with **side-effecting** routines
    - Not clear when operation completes
- 57
- Caltech CS184 Spring2005 -- DeHon

### Future/Side-Effect hazard

```

(define (decrement! a b) (set! a (- a b)) a)
(print (* (future (decrement! c d))
         (future (decrement! d e))))

int decrement (int &a, int &b)
{ *a=*a-*b; return(*a);}
printf("%d %d",
       (future)decrement(&c,&d),
       (future)decrement(&d,&e));
  
```

58

Caltech CS184 Spring2005 -- DeHon

- ### Architecture Mechanisms?
- Thread spawn
    - Preferably lightweight
  - Full/empty bits
  - Pure functional dataflow
    - May exploit common namespace
    - Not need memory coherence in pure functional → values never change
- 59
- Caltech CS184 Spring2005 -- DeHon

### Fine-Grained Threading

60

Caltech CS184 Spring2005 -- DeHon

## Fine-Grained Threading

- Familiar with multiple threads of control
  - Multiple PCs
- Difference in power / weight
  - Costly to switch / associated state
  - What can do in each thread
- Power
  - Exposing parallelism
  - Hiding latency

Caltech CS184 Spring2005 -- DeHon

61

## Fine-grained Threading

- Computational model with explicit parallelism, synchronization

Caltech CS184 Spring2005 -- DeHon

62

## Split-Phase Operations

- Separate request and response side of operation
  - **Idea:** tolerate long latency operations
- Contrast with waiting on response

Caltech CS184 Spring2005 -- DeHon

63

## Canonical Example: Memory Fetch

- Conventional
  - Perform read
  - Stall waiting on reply
  - Hold processor resource waiting
- Optimizations
  - Prefetch memory
  - Then access later
- **Goal:** separate request and response

Caltech CS184 Spring2005 -- DeHon

64

## Split-Phase Memory

- Send memory fetch request
  - Have reply to **different** thread
- Next thread enabled on reply
- Go off and run rest of this thread (other threads) between request and reply

Caltech CS184 Spring2005 -- DeHon

65

## Prefetch vs. Split-Phase

- Prefetch in sequential ISA
  - Must guess delay
  - Can request before need
  - ...but have to pick how many instructions to place between request and response
- With split phase
  - Not scheduled until return

Caltech CS184 Spring2005 -- DeHon

66

## Split-Phase Communication

- Also for non-rendezvous communication
  - Buffering
- Overlaps computation with communication
- Hide latency with parallelism

Caltech CS184 Spring2005 -- DeHon

67

## Threaded Abstract Machine

Caltech CS184 Spring2005 -- DeHon

68

## TAM

- Parallel Assembly Language
  - What primitives does a parallel processing node need?
- Fine-Grained Threading
- Hybrid Dataflow
- Scheduling Hierarchy

Caltech CS184 Spring2005 -- DeHon

69

## Pure Dataflow

- Every operation is dataflow enabled
- Good
  - Exposes maximum parallelism
  - Tolerant to arbitrary delays
- Bad
  - Synchronization on event costly
    - More costly than straightline code
    - Space and time
  - Exposes non-useful parallelism

Caltech CS184 Spring2005 -- DeHon

70

## Hybrid Dataflow

- Use straightline/control flow
  - When successor known
  - When more efficient
- Basic blocks (fine-grained threads)
  - Think of as coarser-grained DF objects
  - Collect up inputs
  - Run basic block like conv. RISC basic-block (known non-blocking within block)

Caltech CS184 Spring2005 -- DeHon

71

## TAM Fine-Grained Threading

- **Activation Frame** – block of memory associated with a procedure or loop body
- **Thread** – piece of straightline code that does not **block** or branch
  - single entry, single exit
  - No long/variable latency operations
  - (nanoThread? → handful of instructions)
- **Inlet** – lightweight thread for handling inputs

Caltech CS184 Spring2005 -- DeHon

72

## Analogies

- Activation Frame ~ Stack Frame
  - Heap allocated
- Procedure Call ~ Frame Allocation
  - Multiple allocation creates parallelism
  - Recall Fib example
- Thread ~ basic block
- Start/fork ~ branch
  - Multiple spawn creates local parallelism
- Switch ~ conditional branch

Caltech CS184 Spring2005 -- DeHon

73


## TLO Model

- Threads grouped into activation frame
  - Like basic blocks into a procedure
- Activation Frame (like stack frame)
  - Variables
  - Synchronization
  - Thread stack (continuation vectors)
- Heap Storage
  - I-structures

Caltech CS184 Spring2005 -- DeHon

74

## Activation Frame



Caltech CS184 Spring2005 -- DeHon

75

## Recall Active Message Philosophy

- Get data into computation
  - No more copying / allocation
- Run to completion
  - Never block
- ...reflected in TAM model
  - Definition of thread as non-blocking
  - Split phase operation
  - Inlets to integrate response into computation

Caltech CS184 Spring2005 -- DeHon

76

## Dataflow Inlet Synch

- Consider 3 input node (e.g. add3)
  - “inlet handler” for each incoming data
  - set presence bit on arrival
  - compute node (add3) when all present

Caltech CS184 Spring2005 -- DeHon

77

## Active Message DF Inlet Synch

- inlet message
  - node
  - inlet\_handler
  - frame base
  - data\_addr
  - flag\_addr
  - data\_pos
  - data
- Inlet
  - move data to addr
  - set appropriate flag
  - if all flags set
    - enable DF node computation

Caltech CS184 Spring2005 -- DeHon

78

## Example of Inlet Code

Add3.in:

```
*data_addr=data
*flag_addr && !(1<<data_pos)
if *(flag_addr)==0 // was initialized 0x07
  perform_add3
else
  next←lcv.pop()
  goto next
```

Caltech CS184 Spring2005 -- DeHon

79

## TL0 Ops

- Start with RISC-like ALU Ops
- Add
  - FORK
  - SWITCH
  - STOP
  - POST
  - FALLOC
  - FFREE
  - SWAP

Caltech CS184 Spring2005 -- DeHon

80

## Scheduling Hierarchy

- Intra-frame
  - Related threads in same frame
  - Frame runs on single processor
  - Schedule together, exploit locality
    - contiguous alloc of frame memory→cache
    - registers
- Inter-frame
  - Only swap when exhaust work in current frame

Caltech CS184 Spring2005 -- DeHon

81


## Intra-Frame Scheduling

- Simple (local) stack of pending threads
  - LCV = Local Continuation Vector
- **FORK** places new PC on LCV stack
- **STOP** pops next PC off LCV stack
- Stack initialized with code to exit activation frame (**SWAP**)
  - Including schedule next frame
  - Save live registers

Caltech CS184 Spring2005 -- DeHon

82

## Activation Frame



Caltech CS184 Spring2005 -- DeHon

83

## POST

- **POST** – synchronize a thread
  - Decrement synchronization counter
  - Run if reaches zero

Caltech CS184 Spring2005 -- DeHon

84

## TL0/CM5 Intra-frame

- Fork on thread
  - Fall through 0 inst
  - Unsynch branch 3 inst
  - Successful synch 4 inst
  - Unsuccessful synch 8 inst
- Push thread onto LCV 3-6 inst
  - Local Continuation Vector

## Multiprocessor Parallelism

- Comes from frame allocations
- Runtime policy decides where allocate frames
  - Maybe use work stealing?
    - Idle processor goes to nearby queue looking for frames to grab and run
    - Will require some modification of TAM model to work with

## Frame Scheduling

- Inlets to non-active frames initiate pending thread stack (RCV)
  - RCV = Remote Continuation Vector
- First inlet may place frame on processor's runnable frame queue
- **SWAP** instruction picks next frame branches to its enter thread

## CM5 Frame Scheduling Costs

- Inlet Posts on non-running thread
  - 10-15 instructions
- Swap to next frame
  - 14 instructions
- Average thread control cost 7 cycles
  - Constitutes 15-30% TL0 instr

## Thread Stats


- Thread lengths 3—17
- Threads run per "quantum" 7—530

	QS	Ganteb	Paraffins	Simple	Speech	MMT
Ave TL0 Insts. per Thread	2.6	3.2	3.1	5.3	6.3	17.6
Threads per Quanta	11.5	13.5	215.5	7.5	16.7	530.0
RCV Size when Scheduled	1.1	1.6	1.3	1.4	1.0	1.6
Threads forked during Quantum	8.8	10.2	168.4	4.1	11.7	406.6
Threads posted during Quantum	1.5	1.6	45.7	1.9	4.0	121.9
Quanta per Invocation	4.1	3.4	2.7	4.8	21.7	3.4

Table 9: Dynamic scheduling characteristics under TAM for two programs on a 64 processor CM-5

[Culler et. Al. JPDC, July 1993]


## Instruction Mix



[Culler et. Al. JPDC, July 1993]

## Correlation

Suggests:  
need ~20+ instr/thread  
to amortize out control




	OS	Gamteb	Paraffins	Simple	Speech	MMT
Ave TLO Insts. per Thread	2.6	3.2	3.1	5.3	6.3	17.6
Threads per Quanta	11.5	13.5	215.5	7.5	16.7	530.0
RCV Size when Scheduled	1.1	1.6	1.3	1.4	1.0	1.6
Threads forked during Quantum	8.8	10.2	168.4	4.1	11.7	406.6
Threads posted during Quantum	1.5	1.6	45.7	1.9	4.0	121.9
Quanta per Invocation	4.1	3.4	2.7	4.8	21.7	3.4

Table 9: Dynamic scheduling characteristics under TAM for two programs on a 64 processor CM-5

Caltech CS184 Spring2005 -- DeHon

## Speedup Example



[Culler et. Al.  
JPDC, July 1993]

Caltech CS184 Spring2005 -- DeHon

## Big Ideas

- Model
  - Can have model that admits parallelism
  - Can have dynamic (hardware) representation with parallelism exposed
- Tolerate latency with parallelism
- Primitives
  - Thread spawn
  - Synchronization: full/empty

Caltech CS184 Spring2005 -- DeHon

93

## Big Ideas

- Balance
  - Cost of synchronization
  - Benefit of parallelism
- Hide latency with parallelism
- Decompose into primitives
  - Request vs. response ... schedule separately
- Avoid constants
  - Tolerate variable delays
  - Don't hold on to resource across unknown delay op
- Exploit structure/locality
  - Communication
  - Scheduling

Caltech CS184 Spring2005 -- DeHon

94