CS184b:

Computer Architecture (Abstractions and Optimizations)

Day 22: May 20, 2005 Synchronization



Caltech CS184 Spring2005 -- DeHoi

Today

- Requirement
- Implementation
 - Uniprocessor
 - Bus-Based
 - Distributed
- Granularity

Caltech CS184 Spring2005 -- DeHor

2

Synchronization

altech CS184 Spring2005 -- DeHor

3

Problem

- If correctness requires an ordering between threads,
 - have to enforce it
- Was not a problem we had in the singlethread case
 - does occur in the multiple threads on single processor case

Caltech CS184 Spring2005 -- DeHon

4

Desired Guarantees

- Precedence
 - barrier synchronization
 - Everything before barrier completes before anything after begins
 - producer-consumer
 - Consumer reads value produced by producer
- Atomic Operation Set
- · Mutual exclusion

Caltech CS184 Spring2005 -- DeHor

5

Read/Write Locks?

• Try implement lock with r/w:

if (~A.lock)

A.lock=true

do stuff

A.lock=false

Caltech CS184 Spring2005 -- DeHon

Problem with R/W locks?

 Consider context switch between test (~A.lock=true?) and assignment (A.lock=true)

if (~A.lock)
A.lock=true
do stuff
A.lock=false

Caltech CS184 Spring2005 -- DeHon

Primitive Need

Need Indivisible primitive to enabled atomic operations

Caltech CS184 Spring2005 -- DeHon

7

9

11

8

Original Examples

- · Test-and-set
 - combine test of A.lock and set into single atomic operation
 - once have lock
 - can guarantee mutual exclusion at higher level
- Read-Modify-Write
 - atomic read...write sequence
- Exchange

Caltech CS184 Spring2005 -- DeHon

Examples (cont.)

- Exchange
 - Exchange true with A.lock
 - if value retrieved was false
 - this process got the lock
 - if value retrieved was true
 - · already locked
 - (didn't change value)
 - keep trying
 - key is, only single exchanger get the false value

Caltech CS184 Spring2005 -- DeHon

10

Implementation

Implementing...

- What required to implement?
 - Uniprocessor
 - Bus-based

Caltech CS184 Spring2005 -- DeHon

Implement: Uniprocessor

- Prevent Interrupt/context switch
- Primitives use single address
 - so page fault at beginning
 - then ok to prevent interrupts (defer faults...)
- SMT?

Caltech CS184 Spring2005 -- DeHon

13

Implement: Snoop Bus

- Need to reserve for Write
 - write-through
 - hold the bus between read and write
 - Guarantee no operation can intervene
 - write-back
 - need exclusive read
 - and way to defer other writes until written

Caltech CS184 Spring2005 -- DeHon

14

Performance Concerns?

- · Locking resources reduce parallelism
- Bus (network) traffic
- · Processor utilization
- · Latency of operation

altech CS184 Spring2005 -- DeHoi

15

Basic Synch. Components

- Acquisition
- Waiting
- Release

Caltech CS184 Spring2005 -- DeHon

16

Spin Wait

- While (Exchange (A.lock,True)==True);
- · Access A;
- Exchange(A.lock,False);

17

Possible Problems

- Spin wait generates considerable memory traffic
- · Release traffic
- · Bottleneck on resources
- Invalidation
 - can't cache locally...
- Fairness

Caltech CS184 Spring2005 -- DeHon

Test-and-Set

Try: t&s R1, A.lock bnz R1, Try return

- Simple algorithm generate considerable traffic
- p contenders
 - p try first, 1 wins
 - for o(1) time p-1 spin
 - ...then p-2...
 - -c*(p+p-1+p-2,,,)
 - $O(p^2)$

Caltech CS184 Spring2005 -- DeHor


19

Backoff

- · Instead of immediately retrying
 - wait some time before retry
 - reduces contention
 - may increase latency
 - (what if I'm only contender and is about to be released?)

Caltech CS184 Spring2005 -- DeHon

20



Bad Effects

- Performance Decreases with users
 - From growing traffic already noted

Caltech CS184 Spring2005 -- DeHon

22

Test-test-and-Set

Try: Id R1, A.lock bnz R1, Try t&s R1, A.lock bnz R1, Try return

- Read can be to local cache
- Not generate bus traffic
- Generates less contention traffic

Caltech CS184 Spring2005 -- DeHo

23

Detecting atomicity sufficient

- Fine to detect if operation will appear atomic
- · Pair of instructions
 - II -- load locked
 - load value and mark in cache as locked
 - sc -- store conditional
 - stores value iff no intervening write to address
 - e.g. cache-line never invalidated by write

Caltech CS184 Spring2005 -- DeHon

LL/SC operation

Try: LL R1 A.lock BNZ R1, Try SC R2, A.lock BEQZ Try return from lock

Caltech CS184 Spring2005 -- DeHon

25

LL/SC

- Pair doesn't really lock value
- Just detects if result would appear that way
- Ok to have arbitrary interleaving between LL and SC
- Ok to have capacity eviction between LL and SC
 - will just fail and retry

Caltech CS184 Spring2005 -- DeHon

26

LL/SC and MP Traffic

- · Address can be cached
- Spin on LL not generate global traffic (everyone have their own copy)
- After write (e.g. unlock)
 - everyone miss -- O(p) message traffic
 - O(p²) total traffic for p contenders
- No need to lock down bus during operation

Caltech CS184 Spring2005 -- DeHon

27

Synchronization in DSM

Caltech CS184 Spring2005 -- DeHon

28

Implement: Distributed

- Can't lock down bus
- Exchange at memory controller?
 - Invalidate copies (force writeback)
 - after settles, return value and write new
 - don't service writes until complete

Caltech CS184 Spring2005 -- DeHor

29

Ticket Synchronization

- Separate counters for place in line and current owner
- Use II/sc to implement fetch-and-increment on position in line
- Simply read current owner until own number comes up
- Increment current owner when done
- Provides FIFO service (fairness)
- O(p) reads on change like II/sc
- · Chance to backoff based on expected wait time


Caltech CS184 Spring2005 -- DeHon

Array Based

- Assign numbers like Ticket
- But use numbers as address into an array of synchronization bits
- Each queued user spins on different location
- · Set next location when done
- Now only O(1) traffic per invalidation

Caltech CS184 Spring2005 -- DeHon

31




Queuing

- Like Array, but use queue
- Atomicly splice own synchronization variable at end of queue
- · Can allocate local to process
- Spin until predecessor done

- and splices self out

33



Barrier Synchronization

- Guarantee all processes rendezvous at point before continuing
- · Separate phases of computation

tech CS184 Spring2005 -- DeHon

35

Simple Barrier

- Fetch-and-Decrement value
- · Spin until reaches zero
- If reuse same synchronization variable
 - will have to take care in reset
 - one option: invert sense each barrier

Caltech CS184 Spring2005 -- DeHon

Simple Barrier Performance


- Bottleneck on synchronization variable
- O(p2) traffic spinning
- Each decrement invalidates cached version

37

Combining Trees

- · Avoid bottleneck by building tree
 - fan-in and fan-out
- Small (constant) number of nodes rendezvous on a location
- Last arriver synchronizes up to next level
- Exploit disjoint paths in scalable network
- Spin on local variables
- Predetermine who passes up
 - "Tournament"

38



Synchronization Grain Size

40

Full/Empty Bits

- · One bit associated with data word
- Bit set if data is present (location full)
- Bit not set if data is not present (empty)
- · Read to full data
 - Completes like normal read
- · Read to empty data
 - Stalls for data to be produced
- · Like a register scoreboard in the memory system

41

F/E Uses

- · Like a thunk in Scheme
- · Allows you to allocate a datastructure (addresses) and pass around before data is computed
- · Non-strict operations need not block on data being created
 - Copying the address, returning it ... are non-strict • E.g. cons
- · Only strict operations block
 - Add (needs value)

F/E Use: Example

- Consider a relaxation calculation on an entire grid (or a cellular automata)
- Want each element to read values from appropriate epoch
- · Could barrier synch.
- With F/E bits
 - can allow some processes
 - to start on next iteration
 - ...will block on data from previous iteration not, yet produced...

Caltech CS184 Spring2005 -- DeHor

43

Coarse vs. Fine-Grained...

- Barriers are coarse-grained synchronization
 - all processes rendezvous at point
- · Full-empty bits are fine-grained
 - synchronize each consumer with producer
 - expose more parallelism
 - less false waiting
 - many more synchronization events
 - and variables

Caltech CS184 Spring2005 -- DeHon


44

Alewife / Full Empty

- Experiment to see impact of synchronization granularity
- Conjugate Gradient computation
- · Barriers vs. full-empty bits
- [Yeung and Agarwal PPoPP'93]

Caltech CS184 Spring2005 -- DeHon

45



Alewife provides

- Ability to express fine-grained synchronization with J-structures
- Efficient data storage (in directory)
- · Hardware handling of data presence
 - like memory op in common case that data is available


Caltech CS184 Spring2005 -- DeHon


47

Breakdown benefit

- · How much of benefit from each?
 - Expressiveness
 - Memory efficiency
 - Hardware support

Caltech CS184 Spring2005 -- DeHon





Synch. Granularity

- Big benefit from expression
- Hardware can make better
 - but not the dominant effect

altech CS184 Spring2005 -- DeHon

51

Big Ideas

- · Simple primitives
 - Must have primitives to support atomic operations
 - don't have to implement atomicly
 - just detect non-atomicity
- Make fast case common
 - optimize for locality
 - minimize contention

Caltech CS184 Spring2005 -- DeHon

52

Big Ideas

- Expose parallelism
 - fine-grain expressibility exposes most
 - cost can be manageable

Caltech CS184 Spring2005 -- DeHon