

CS184b: Computer Architecture (Abstractions and Optimizations)

Day 19: May13, 2005
Multithreading



Caltech CS184 Spring2005 -- DeHon

Today

- Multitasking/Multithreading model
- Fine-Grained Multithreading
- SMT (Symmetric Multi-Threading)

2

Problem

- Long latency of operations
 - IO or page-fault
 - Non-local memory fetch
 - Main memory, L3, remote node in distributed memory
 - Long latency operations (mpy, fp)
- Wastes processor cycles while stalled
- If processor stalls on return
 - Latency problem turns into a throughput (utilization) problem
 - CPU sits idle

3

Caltech CS184 Spring2005 -- DeHon

Idea

- Run something else useful while stalled
- In particular, another process/thread
 - Another PC
- Use parallelism to “tolerate” latency

4

Caltech CS184 Spring2005 -- DeHon

Old Idea

- Share expensive machine among multiple users (jobs)
- When one user task must wait on IO
 - Run another one
- Time multiplex machine among users

5

Caltech CS184 Spring2005 -- DeHon

Mandatory Concurrency

- Some tasks must be run “concurrently” (interleaved) with user tasks
 - DRAM Refresh
 - IO
 - Keyboard, network, ...
 - Window system (xclock...)
 - Autosave ☺
 - Clippy ☺

6

Caltech CS184 Spring2005 -- DeHon

Other Useful Concurrency

- Print spooler
- Web browser
 - Download images in parallel
- Instant Messenger/Zephyr (Gale)
- biff/xbuff/xfaces...

7

Caltech CS184 Spring2005 -- DeHon

Multitasking

- Single machine run multiple tasks
- Machine provides same ISA/sequential semantics to each task
 - Task believes it own machines
 - Same as if other tasks running on different machines
- Tasks isolated from one another
 - Cannot affect each other functionally
 - (may impact each other's performance)

8

Caltech CS184 Spring2005 -- DeHon

Each task/process

- **Process** – virtualization of the CPU
 - Has own unique set of state:
 - PC
 - Registers
 - VM Page Table (hence memory image)

9

Caltech CS184 Spring2005 -- DeHon

Sharing the CPU

- Save/Restore
 - PC/Registers/Page Table
- Virtual Memory Isolation
- Privileged system software
 - User/System mode execution
- Functionally, task not notice that it gave up the CPU for period of time

10

Caltech CS184 Spring2005 -- DeHon

Threads

- **Threads** – separate PC, but **shares and address space**
- Has own processor state:
 - PC
 - Registers
- Shares
 - Memory
 - VM Page Table
- Process may have multiple threads

11

Caltech CS184 Spring2005 -- DeHon

Multitasking/Multithreading

- Gives us an initial model for parallelism
- So far, parallelism of unrelated tasks
- Eventually, cooperating
 - Have to address concurrent memory model
 - (next time)

12

Caltech CS184 Spring2005 -- DeHon

Fine Grained

Caltech CS184 Spring2005 -- DeHon

13


HEP/ μ Unity/Tera

- Provide a number of contexts
 - Separate PCs, register files, ...
- Number of contexts \geq operation latency
 - Pipeline depth
 - Roundtrip time to main memory
- Run each context in round-robin fashion

Caltech CS184 Spring2005 -- DeHon

14

HEP Pipeline



[figure: Arvind+Innucci, DFVLR'87]

Caltech CS184 Spring2005 -- DeHon

15

Strict Interleaved Threading

- Uses parallelism to get throughput
 - Avoid interlocking, bypass...
 - Cover memory latency
 - Essentially C-slow transformation of processor
- Potentially poor single-threaded performance
 - Increases end-to-end latency of thread

Caltech CS184 Spring2005 -- DeHon

16

Compare Graph Machine

- How does this compare to our Graph Machine Model?
 - What's a thread?
 - What latency are we hiding?

Caltech CS184 Spring2005 -- DeHon

17

SMT

Caltech CS184 Spring2005 -- DeHon

18


Superscalar and Multithreading?

- Do both?
- Issue from multiple threads into pipeline
- No worse than (super)scalar on single thread
- More throughput with multiple threads
 - Fill in what would have been empty issue slots with instructions from different threads

Caltech CS184 Spring2005 -- DeHon


19

SuperScalar Inefficiency



20


SMT Promise



Caltech CS184 Spring2005 -- DeHon


21

SMT Estimates (ideal)



22

SMT Estimates (ideal)









23

SMT uArch

- **Observation:** exploit register renaming
 - Get small modifications to existing superscalar architecture
- **Key trick:** different threads (processes) get distinct physical register assignments

Caltech CS184 Spring2005 -- DeHon

24



Alpha SMT


- Cost-effective Multiprocessing--increased throughput
- 4 X architectural registers
- 2 X performance gain with little additional cost and complexity

Caltech CS184 Spring2005 -- DeHon

31

Optimizing: fetch freedom

- RR=Round Robin
- RR.X.Y
 - X – threads do fetch in cycle
 - Y – instructions fetched/thread




[Tullsen et al. ISCA '96]

32

Optimizing: Fetch Alg.

- ICOUNT – priority to thread w/ fewest pending instrs
- BRCOUNT
- MISSCOUNT
- IQPOSN – penalize threads w/ old instrs (at front of queues)



[Tullsen et al. ISCA '96]

Caltech CS184 Spring2005 -- DeHon

33

Throughput Improvement

- 8-issue superscalar
 - Achieves little over 2 instructions per cycle
- Optimized SMT
 - Achieves 5.4 instructions per cycle on 8 threads
- 2.5x throughput increase


Caltech CS184 Spring2005 -- DeHon

34

Function	Chip Block	MIPS		Relative area increase of adding SMT	
		R10K-2c w/ 0.19µ mm²	R10K- 2c (1.19µ mm²)	% increase versus core area	% increase versus chip area
Decache	Decache	11.4	11.4	0	0.0
	Drag	1.6	1.6	0	0.0
Decache	1.6	1.7	50	2.9	2.2
	IFB	1.6	1.7	50	2.9
TLB	TLB	2.4	2.7	30	0.7
Fetch	Fetch	1.0	4.6	157	5.6
	Regfile	2.6	2.2	4.1	3.1
Decode	Decode	1.6	1.6	96	1.7
	Branch-decode	1.4	1.6	19.4	33.9
Out-of-Order execution	Branch-Logic	2.5	3.3	68	10.6
	Branch-dest	1.4	1.6	2.2	2.2
	Execute	2.5	2.5	0	0.0
	IO	0.6	0.6	0	0.0
	LSD	0.4	1.18	0	0.0
	IFQ	0.8	8.0	0	0.0
	Register	0.3	0.8	0	0.0
	RAS	0.3	2.1	0	0.0
Register Files	lndRF	3.7	18.8	281	20.0
	lP-RF	2.5	3.6	0	0.0
Ambiguous Units	lndR	0.6	0.6	0	0.0
	lPMUL	4.0	4.0	0	0.0
	lPAUL	1.5	1.5	0	0.0
Miscellaneous	lDAG	0.9	0.9	0	0.0
	lDAG	0.9	0.9	0	0.0
	Mem	2.4	2.4	0	0.0
	IO	0.3	0.7	0	0.0
Memory	Memory	2.4	2.7	0	0.0
	Stack L2 Cache	35	55	0	0.0
Total	core	126.7	198.8	46.7	0.0
	Clip w/o L2 cache	176.7	242.7	37.1	0.0
	Clip w/ L2 cache	224.7	297.7	28.3	0.0

Costs
[Burns+Gaudiot HPCA'2000]

35




Caltech CS184 Spring2005 -- DeHon [Burns+Gaudiot HPCA'2000]

36

Intel: Hyperthreading

- Supports 2 threads



Admin

- No class on Monday
- Class meet next on Wednesday
 - ...and will meet on Friday

38

Big Ideas

- 0, 1, Infinity → virtualize resources
 - Processes virtualize CPU
- Latency Hiding
 - Processes, Threads
 - Find something else useful to do while wait...
 - C-Slow

Caltech CS184 Spring2005 -- DeHon

39