CS184b: Computer Architecture (Abstractions and Optimizations)

Day 9: April 25, 2003 Virtual Memory and Caching



Caltech CS184 Spring2003 -- DeHon



































VM Page Replacement

- · Like cache capacity problem
- Much more expensive to evict wrong thing
- Tend to use LRU replacement
 - touched bit on pages (cheap in TLB)
 - periodically (TLB miss? Timer interrupt) use to update touched epoch

19

- Writeback (not write through)
- Dirty bit on pages, so don't have to write back unchanged page (also in TLB)

Caltech CS184 Spring2003 -- DeHon

























































































