

CS184b: Computer Architecture (Abstractions and Optimizations)

Day 10: April 28, 2003
Vector, SIMD

Caltech CS184 Spring2003 -- DeHon



Today

- Data Parallel
 - Model
 - Application
 - Resources
 - Architectures
 - Abacus
 - T0

Caltech CS184 Spring2003 -- DeHon

Data Parallel Model

- Perform same computation on multiple, distinct data items
 - Sequential set of operations (like ISA)
 - ...but on large aggregate collection
- SIMD
 - recall simplification of general array model
 - every PE get same instruction
 - feed large number of PEs with small instruction bandwidth

Caltech CS184 Spring2003 -- DeHon

3

CS184a

Architecture Instruction Taxonomy

Control Threads (PCs)			
pinsts per Control Thread			
Instruction Depth			
Granularity			
			Architecture/Examples
0	0	n/a	Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)
	n	1	FPGA
1	1	w	Reconfigurable ALUs
	c	$n_v \cdot 1$	Bitwise SIMD
		w	Traditional Processors
	n	$n_v \cdot w$	Vector Processors
m	c	1	DPGA
	8	16	PADDI
	c	w	VLIW
	n	1	HSRA/SCORE
m	1	$n_v \cdot w$	MSIMD
	c	1	VEGA
	8	16	PADDI-2
	c	w	MIMD (traditional)

Caltech CS184 Spring2003 -- DeHon

4

Example

- Operations on vectors
 - vector sum
 - dot, cross product
 - matrix operations
- Simulations / finite element / cellular automata
 - same update computation on every site
- Image/pixel processing
 - compute same thing on each pixel

Model

- Zero, one, infinity
 - good model has unbounded number of processors (data parallel items)
 - user allocates virtual processors
 - folded (as needed) to share physical processors

How do an if?

- Have large set of data
- How do we conditionally deal with data?

Branchless Multiply Example

- Recall writing multiplication without branching
 - (CS184a, assignment 2)
 - ...like hardware/spatial
 - ...need to mask and multiplex

Key: Local State


- Set state during computation
- Use state to modify transmitted instruction
 - Operation could simply be PE.op(inputs,state)
 - Often mask
 - select subset of processors to operate
 - like predicated operations in conventional processor

9

Caltech CS184 Spring2003 -- DeHon

Local State Op

- Consider 4-LUT with two states
 - w/ local state bit, can implement a 3-LUT function with one state bit
 - state bit is 4th input to LUT can decide which operation to perform



Caltech CS184 Spring2003 -- DeHon

10

ABS with Mask

- $\text{tmp} = \text{val} < 0$
- $\text{rval} = \text{val}$
- mask all processors with $\text{tmp} == \text{true}$
- $\text{rval} = -(\text{val})$
- unmask

11

Caltech CS184 Spring2003 -- DeHon

Model

- Model remains
 - all PEs get same operation
 - compute on local state with operation

12

Caltech CS184 Spring2003 -- DeHon

Synchronization

- Strong SIMD model
 - all operations move forward in lock-step
 - don't get asynchronous advance
 - don't have to do explicit synchronization

13

Caltech CS184 Spring2003 -- DeHon

Communications

- Question about how general
- Common, low-level
 - nearest-neighbor
 - cheap, fast
 - depends on layout...
 - effect on virtual processors and placement?

14

Caltech CS184 Spring2003 -- DeHon

Communications

- General network
 - allow model with more powerful shuffling
 - how rich? (expensive)
 - wait for longest operation to complete?
- Use Memory System?

15

Caltech CS184 Spring2003 -- DeHon

Memory Model?

- PEs have local memory
- Allow PEs global pointers?
- Allow PEs to dereference arbitrary addresses?
 - General communications
 - Including conflicts on PE/bank
 - potentially bigger performance impact in lock-step operation
- Data placement important

16

Caltech CS184 Spring2003 -- DeHon

Vector Model

- Vector is primary data structure
- Memory access very predictable
 - easy to get high performance on
 - e.g. burst memory fetch, banking
 - one address and get stream of data

17

Caltech CS184 Spring2003 -- DeHon

...not always that simple...

- Often trick to making vector model apply to problems is rich data access
 - Need interconnect to permute data below the vector level
 - Typically:
 - **Gather:** create vector from this set of addresses....
 - **Scatter:** write the vector out to this set of addresses

18

Caltech CS184 Spring2003 -- DeHon

How effect control flow? (SIMD and Vector)

- Predicated operations take care of local flow control variations
- Sometimes need to effect entire control stream
- E.g. relaxation convergence
 - compute updates to refine some computation
 - until achieve tolerance

Flow Control

- Ultimately need one bit (some digested value) back at central controller to branch upon
- How get?
 - Pick some value calculated in memory?
 - Produce single, aggregate result

Reduction Value

- Example: summing-or
 - Or together some bit from all PEs
 - build reduction tree....log depth
 - Typical usage:
 - processor asserts bit when find solution
 - processor deassert bit when solution quality good enough
 - detect when all processors done

21

Caltech CS184 Spring2003 -- DeHon

Key Algorithm: Parallel Prefix


- Often will want to calculate some final value on aggregate
 - *E.g.* dot product: sum of all pairwise products
 - Already saw in producing
 - log-depth carries
 - Arbitrary LUT cascades
 - Ultrascalar register updates

22

Caltech CS184 Spring2003 -- DeHon

CS184a: Day 3

Resulting RPA




Caltech CS184 Spring2003 -- DeHon

23

CS184a: Day 10

Parallel Prefix Mux-cascade



Caltech CS184 Spring2003 -- DeHon

Parallel Prefix

- Calculate **all** intermediate results in log depth
 - e.g. all intermediate carries
 - e.g. all sums to given point in vector
- More general than tree reduction
 - tree reduction (sum, or, and) uses commutativity
 - parallel prefix only requires associativity

25

Caltech CS184 Spring2003 -- DeHon

Parallel Prefix...

- Count instances with some property
 - Locally identify property
 - Then do prefix sum
- Parsing
- List operations
 - pointer jumping, find length, matching

26

Caltech CS184 Spring2003 -- DeHon

Terms

- SIMD – Single Instruction Multiple Data
- Vector – SIMD on 1D array of words
- SPMD – Single Program Multiple Data
 - Coined to name the programming model separate from the machine/execution model
 - (may use SPMD model on MIMD machine)

27

Caltech CS184 Spring2003 -- DeHon

Resources

28

Caltech CS184 Spring2003 -- DeHon

Contrast VLIW/SS

- Single instruction shared across several ALUs
 - (across more bits)
- Significantly lower control
- Simple/predictable control flow
- Parallelism (of data) in model


29

Caltech CS184 Spring2003 -- DeHon

CS184a

Peak Densities from Model

- Only 2 of 4 parameters
 - small slice of space
 - 100× density across
- Large difference in peak densities
 - **large design space!**



30

Caltech CS184 Spring2003 -- DeHon

Calibrate Model

FPGA	model $w = 1, d = c = 1, k = 4$	880K λ^2
	Xilinx 4K	630K λ^2
	Altera 8K	930K λ^2

SIMD	model $w = 1000, c = 0, d = 64, k = 3$	170K λ^2
	Abacus	190K λ^2

Processor model	$w = 32, d = 32, c = 1024, k = 2$	2.6M λ^2
	MIPS-X	2.1M λ^2 ₃₁

Caltech CS184 Spring2003 -- DeHon

Examples

Abacus: bit-wise SIMD


- Collection of simple, bit-processing units
- PE:
 - 2x3-LUT (think adder bit)
 - 64 memory bits, 8 control config
 - active (mask) register
- Network: nearest neighbor with bypass
- Configurable word-size

[Bolotski et. al. ARVLSI'95]

33

Caltech CS184 Spring2003 -- DeHon


Abacus: PE



Caltech CS184 Spring2003 -- DeHon


34

Abacus: Network



Caltech CS184 Spring2003 -- DeHon

Abacus: Addition



Caltech CS184 Spring2003 -- DeHon

Abacus: Scan Ops

```
A          = [4  1  7  8  3  2  1  5]
+scan     = [4  5  12 20 23 25 26 31]
max-scan = [4  4  7  8  8  8  8  8]
+reduce   = 31
```

37

Caltech CS184 Spring2003 -- DeHon

Abacus: bit-wise SIMD

- High raw density:
 - 660 ALU Bit Ops/ λ^2 s
 - Compare peak of 10 bops/ λ^2 s for proc.
 - Compare ~100 bops/ λ^2 s for FPGAs
- Do have to synthesize many things out of several operations
- Nearest neighbor communication only

38

Caltech CS184 Spring2003 -- DeHon

Abacus: Cycles

Operation	8-bit		16-bit		32-bit	
	Cycles	GOPS	Cycles	GOPS	Cycles	GOPS
Add	4	4.0	4	2.0	5	0.7
Shift	2	8.0	2	4.0	2	2.0
Accumulate	3	5.2	3	2.6	3	1.3
Move	3	5.2	4	2.0	6	0.6
Compare	6	2.6	11	0.6	12	0.2
Multiply (16 × 16)					180	0.03

Algorithm	Cycles	Time (μsec)
Edge Detection $\sigma = 1.6$	380	3
Optical Flow, $\Delta = 2, 5 \times 5$ region	3000	24
Surface Reconstruction (1 iteration)	370	3

1 μm CMOS (6.5mm x 7.3mm, 1000 PEs)

39

Caltech CS184 Spring2003 -- DeHon

T0: Vector Microprocessor


- Word-oriented vector pipeline
- Scalable vector abstraction
 - vector ISA
 - size of physical vector hardware abstracted
- Communication mostly through memory

[Asanovic et. al., IEEE Computer 1996]
[Asanovic et. al., Hot Chips 1996]

Caltech CS184 Spring2003 -- DeHon

40

Vector Scaling




No element-to-element dependence:
• Avoid pipeline interlock
• Easy parallel dispatch

Just dependence
vector-op to vector-op

Caltech CS184 Spring2003 -- DeHon

41


T0 Microarchitecture



Caltech CS184 Spring2003 -- DeHon

42

T0 Pipeline



43

Caltech CS184 Spring2003 -- DeHon


T0 ASM example

```
lhai.v vv1, t0, t1      # Vector load.  
hmul.vv vv4, vv2, vv3  # Vector mul.  
sadd.vv vv7, vv5, vv7  # Vector add.  
addu t2, -1             # Scalar add.  
lhai.v vv2, t0, t1      # Vector load.  
hmul.vv vv5, vv1, vv3  # Vector mul.  
sadd.vv vv8, vv4, vv8  # Vector add.  
addu t7, t4              # Scalar add.
```

44

Caltech CS184 Spring2003 -- DeHon

T0 Execution Example



T0: Vector Microprocessor

- Higher raw density than (super)scalar microprocessors
 - 22 ALU Bit Ops/ λ^2 s (vs. <10)
- Clean ISA, scaling
 - contrast VIS, MMX
- Easy integration with existing μ P/tools
 - assembly library for vector/matrix ops
 - leverage work in vectorizing compilers

Admin

47

Caltech CS184 Spring2003 -- DeHon

Homework B5

- Group Effort
- Two Weeks
 - ...start immediately
 - Set milestone for this week
 - Divide work
 - Get basic measurement and thread/comm primitives running
 - Expect will take some tuning / optimization...

48

Caltech CS184 Spring2003 -- DeHon

Big Ideas

- Model for computation
 - enables programmer think about machine capabilities a high level
 - abstract out implementation details
 - allow scaling/different implementations
- Exploit structure in computation
 - use to reduce hardware costs
- Vector/SIMD – simple model, admits dense implementations
 - How much fits into model?

49