

CS184c: Computer Architecture [Parallel and Multithreaded]

Day 14: May 24, 2001
SCORE



CALTECH cs184c Spring2001 -- DeHon

Previously

- Interfacing Array logic with Processors
- Single thread, single-cycle operations
- Scaling
 - models weak on allowing more active hardware
- Can imagine a more general, heterogeneous, concurrent, multithreaded compute model....

CALTECH cs184c Spring2001 -- DeHon




Today

- SCORE
 - scalable compute model
 - architecture to support
 - mapping and runtime issues

CALTECH cs184c Spring2001 -- DeHon

UCB BRASS RISC+HSRA


- Integrate:
 - processor
 - reconfig. Array
 - memory
- Key Idea:
 - best of both worlds
temporal/spatial



CALTECH cs184c Spring2001 -- DeHon

Bottom Up

- GARP
 - Interface
 - streaming
- HSRA
 - clocked array block
 - scalable network
- Embedded DRAM
 - high density/bw
 - array integration




Good handle on:
raw building blocks
tradeoffs

CALTECH cs184c Spring2001 -- DeHon

CS184a: Day16


HSRA Architecture



CALTECH

Top Down


- Question remained
 - How do we control this?
 - Allow hardware to scale?
- What is the higher level model
 - capture computation?
 - allows scaling?



CALTECH cs184c Spring2001 -- DeHon

SCORE

- An attempt at defining a computational model for reconfigurable systems
 - abstract out
 - physical hardware details
 - especially size / # of resources
 - timing
- Goal
 - achieve device independence
 - approach density/efficiency of raw hardware
 - allow application performance to scale based on system resources (w/out human intervention)



CALTECH cs184c Spring2001 -- DeHon


SCORE Basics

- Abstract computation is a dataflow graph
 - stream links between operators
 - dynamic dataflow rates
- Allow instantiation/modification /destruction of dataflow during execution
 - separate dataflow construction from usage
- Break up computation into compute pages
 - unit of scheduling and virtualization
 - stream links between pages
- Runtime management of resources

CALTECH cs184c Spring2001 -- DeHon

Stream Links

- Sequence of data flowing between operators
 - e.g. vector, list, image
- Same
 - source
 - destination
 - processing




CALTECH cs184c Spring2001 -- DeHon

Virtual Hardware Model

- Dataflow graph is arbitrarily large
- Hardware has finite resources
 - resources vary from implementation to implementation
- Dataflow graph must be scheduled on the hardware
- Must happen automatically (software)
 - physical resources are abstracted in compute model


CALTECH cs184c Spring2001 -- DeHon

Example




CALTECH cs184c Spring2001 -- DeHon

Ex: Serial Implementation



CALTECH cs184c Spring2001 -- DeHon


Ex: Spatial Implementation



CALTECH cs184c Spring2

Compute Model Primitives

- SFSM
 - FA with Stream Inputs
 - each state: required input set
- STM
 - may create any of these nodes
- SFIFO
 - unbounded
 - abstracts delay between operators
- SMEM
 - single owner (user)



CALTECH cs184c Spring2001 -- DeHon

SFSM

- Model view for an operator or compute page
 - FIR, FFT, Huffman Encoder, DownSample
- Less powerful than an arbitrary software process
 - bounded physical resources (no dynamic allocation)
 - only interface to state through streams
- More powerful than an SDF operator
 - dynamic input and output rates

CALTECH cs184c Spring2001 -- DeHon

SFSM

Operators are FSMs not just Dataflow graphs

- Variable Rate Inputs
 - FSM state indicates set of inputs require to fire
- Lesson from hybrid dataflow
 - control flow cheaper when succ. known
- DF Graph of operators gives task-level parallelism
 - GARP and C models are all just one big TM
- Gives programmer convenience of writing familiar code for operator
 - use well-known techniques in translation to extract ILP within an operator

CALTECH cs184c Spring2001 -- DeHon

STM

- Abstraction of a process running on the sequential processor
- Interfaced to graph like SFSM
- More restricted/stylized than threads
 - cannot side-effect shared state arbitrarily
 - stream discipline for data transfer
 - single-owner memory discipline

CALTECH cs184c Spring2001 -- DeHon

STM

- Adds power to allocate memory
 - can give to SFSM graphs
- Adds power to create and modify SCORE graph
 - abstraction for allowing the *logical* computation to evolve and reconfigure
 - Note different from physical reconfiguration of hardware
 - that happens below the model of computation
 - invisible to the programmer, since hardware dependent

CALTECH cs184c Spring2001 -- DeHon

Model consistent across levels

- Abstract computational model
 - think about at high level
- Programming Model
 - what programmer thinks about
 - no visible size limits
 - concretized in language: e.g. TDF
- Execution Model
 - what the hardware runs
 - adds **fixed-size** hardware pages
 - primitive/kernel operations (e.g. ISA)

CALTECH cs184c Spring2001 -- DeHon


Architecture

Lead: Randy Huang

CALTECH cs184c Spring2001 -- DeHon

Architecture for SCORE

Processor to array interface



CALTECH cs184c Spring2001 -- DeHon

Processor ISA Level Operation

- User operations
 - Stream write STRMWR Rstrm, Rdata
 - Stream read STRMRD Rstrm, Rdata
- Kernel operation (not visible to users)
 - {Start,stop} {CP,CMB,IPSB}
 - {Load,store} {CP,CMB,IPSB}
 {config,state,FIFO}
 - Transfer {to,from} main memory
 - Get {array processor, compute page}

CALTECH cs184c Spring2001 -- DeHon

Communication Overhead


Note

- single cycle to send/receive data
- no packet/communication overhead
 - once a connection is setup and resident
- contrast with MP machines and NI we saw earlier

CALTECH cs184c Spring2001 -- DeHon

SCORE Graph on Hardware


- One master application graph
- Operators run on processor and array
- Communicate directly amongst



CALTECH cs184c Spring2001 -- DeHon

SCORE OS: Reconfiguration


- Array managed by OS
- Only OS can manipulate array configuration



CALTECH cs184c Spring2001 -- DeHon


SCORE OS: Allocation

- Allocation goes through OS
- Similar to sbrk in conventional API




CALTECH cs184c Spring2001 -- DeHon

Performance Scaling: JPEG Encoder



CALTECH cs184c Spring2001 -- DeHon

Performance Scaling: JPEG Encoder



CALTECH cs184c Spring2001 -- DeHon

Page Generation (work in progress)

Eylon Caspi, Laura Pozzi

CALTECH cs184c Spring2001 -- DeHon


SCORE Compilation in a Nutshell

Programming Model

- Graph of TDF FSMD operators
- unlimited size, # IOs
- no timing constraints


Execution Model

- Graph of page configs
- fixed size, # IOs
- timed, single-cycle firing



How Big is an Operator?

Area for 47 Operators
(Before Pipeline Extraction)




Unique Synthesis / Partitioning Problem

- Inter-page stream delay not known by compiler:
 - HW implementation
 - Page placement
 - Virtualization
 - Data-dependent token emission rates
- Partitioning must retain stream abstraction
 - also gives us freedom in timing
- Synchronous array hardware

CALTECH cs184c Spring2001 -- DeHon

Clustering is Critical


- Inter-page comm. *latency* may be long
- Inter-page *feedback loops* are slow
- Cluster to:
 - Fit feedback loops within page
 - Fit feedback loops on device



CALTECH cs184c Spring2001 -- DeHon

Pipeline Extraction


- Hoist uncontrolled FF data-flow out of FSMD
- Benefits:
 - Shrink FSM cyclic core
 - Extracted pipeline has more freedom for scheduling and partitioning



CAL DeHon

Pipeline Extraction –

Extractable Data-Path Area for 47 Operators



CALTI


Page Generation

- Pipeline extraction
 - removes dataflow can freely extract from FSMD control
- Still have to partition potentially large FSMs
 - approach: turn into a clustering problem

CALTECH cs184c Spring2001 -- DeHon

State Clustering


- Start: consider each state to be a unit
- Cluster states into page-size sub-FSMs
 - Inter-page transitions become str
- Possible clustering goals:
 - Minimize delay (inter-page lat
 - Minimize IO (inter-page BW)
 - Minimize area (fragmentat



CALTECH cs184c Spring2001 -- DeHon

State Clustering to Minimize Inter-Page State Transfer

- Inter-page state transfer is slow
- Cluster to:
 - Contain feedback loops
 - Minimize frequency of inter-page state transfer
- Previously used in:
 - VLIW trace scheduling [Fisher '81]
 - FSM decomposition for low power [Benini/DeMicheli ISCAS '98]
 - VM/cache code placement
 - GarpCC code selection [Callahan '00]



CALTECH cs184c Spring 2001 -- DeHon

Scheduling (work in progress)

Lead: Yury Markovskiy

CALTECH cs184c Spring 2001 -- DeHon


Scheduling

- Time-multiplex the operators onto the hardware
- To exploit scaling:
 - page capacity is a late-bound parameter
 - cannot do scheduling at compile time
- To exploit dynamic data
 - want to look at application, data characteristics

CALTECH cs184c Spring2001 -- DeHon

Scheduling: First Try Dynamic


- Fully Dynamic
- Time sliced
- List-scheduling based
- Very expensive:
 - 100,000-200,000 cycles
 - scheduling 30 virtual pages
 - onto 10 physical



CALTECH cs184c Spring2001 -- DeHon

Overhead Effects


Wavelet Encode
Dynamic Scheduler Performance



CALTECH cs184c Spring2001 -- DeHon


Overhead Costs

Wavelet Encode
Dynamic Scheduler Overhead per Timeslice



CALTECH cs184c Spring2001 -- DeHon


Dynamic→Load Time Scheduling



CALTECH cs184c Spring2001 -- DeHon

Static Scheduler Overhead


Wavelet Encode
Static Scheduler Overhead per Timeslice



CALTECH cs184c Spring2001 -- DeHon

Static Scheduler Performance


Overall Performance



CALTECH cs184c Spring2001 -- DeHon


Anomalies and How Dynamic?

- Anomalies on previous graph
 - early stall on stream data
 - from assuming fixed timeslice model
- Solve by
 - dynamic epoch termination
 - detect when appropriate to advance schedule



CALTECH cs184c Spring2001 -- DeHon

Static Scheduler w/ Early Stall Detection




CALTECH cs184c Spring2001 -- DeHon

More Heterogeneous Programmable SoC

CALTECH cs184c Spring2001 -- DeHon

Broader Programmable SOC Applicability

- Model potentially valuable beyond homogenous array
- Already introduced idea of different page types




CALTECH cs184c Spring2001 -- DeHon

Heterogeneous Pages

Small conceptual step to generalize

- Memory (CMB)
- Processor
- FPGA
 - vary granularity
 - vary depth
- IO
- Custom (e.g. FPU)



CALTECH cs184c Spring2001 -- DeHon


Summary

- Advantage and value for programmable spatial computing components
- Need a compute model
 - to permit device scaling
 - while preserving human effort
- SCORE model captures parallelism and freedom in these applications
- Believe it can be efficient
- Starting to get a handle on hardware/compiler/runtime support

CALTECH cs184c Spring2001 -- DeHon

Additional Information

- SCORE:
 - <http://brass.cs.berkeley.edu/SCORE>
 - especially see “Introduction and Tutorial”
- CALTECH:
 - <http://www.cs.caltech.edu/research/ic/>



CALTECH cs184c Spring2001 -- DeHon

Big Ideas

- Model
 - basis for virtualization
 - basis for scaling
 - allows common-case optimizations
 - supports kind of computations which exploit this architecture
 - spatial composition of computing blocks

CALTECH cs184c Spring2001 -- DeHon

Big Ideas

- Expose parallelism
 - hidden by sequential control flow in ISA-based models
- Communication to operator
 - not to resource (ala. GARP)
- Support spatial composition
 - contrast sequential composition in ISA
- Data presence [self timed!]
 - tolerant to timing and resource variations

CALTECH cs184c Spring2001 -- DeHon

Big Ideas

- Persistent Dataflow
 - separate creation and use
 - use many times (amortize cost of creation)
- Persistent Communication
 - separate setup/allocation from use
 - amortize out cost of routing/negotiation/setup