





| xels 43<br>18.7<br>xels 17.0 | Compute throughput<br>Compute throughput<br>Compute throughput |
|------------------------------|--|
|                              |  |
| kels 17.0                    | Compute throughput   |
|                              | oompute throughput   |
| s 14.2                       | Memory bandwidth   |
| 1.84                         | 4 Overhead   |
| 2.2                          | Scattered memory accesses                                      |
|                              | E Computer, April 2000]  |
|                              | ynek. IEEI   |


| Table 1. Kernels from a wavelet image compression program. |  |                       |                          |  |                      |  |   |                                  |
|--|--|-----------------------|--------------------------|--|----------------------|--|---|----------------------------------|
| Kernel   | Percentage<br>of original<br>software<br>execution<br>time | Iteration<br>Interval | No. of<br>queues<br>used | ILP (average<br>operations<br>per nonstall<br>cycle) | No. of<br>executions | Average no. of<br>compute<br>cycles per<br>execution<br>(including stalls) | Average no.<br>of overhead<br>cycles per<br>execution | Net speedup<br>over MIPS<br>only |
| forward_wavelet_696  | 18.2   | 2                     | 2                        | 10.0   | 448                  | 1,176  | 114   | 2.1                              |
| forward_wavelet_647  | 13.8   | 2                     | 2                        | 10.0   | 448                  | 310  | 91  | 5.1                              |
| init_image_354   | 12.8   | 1                     | 2                        | 8.0  | 1                    | 65,852   | 564   | 12.7                             |
| forward_wavelet_711  | 10.1   | 2                     | 2                        | 7.0  | 448                  | 241  | 59  | 4.9                              |
| entropy_encode_544   | 10.0   | 1                     | 1                        | 5.0  | 1                    | 65,538   | 989   | 9.9                              |
| forward_wavelet_674  | 9.3  | 1                     | 3                        | 13.0   | 448                  | 128  | 76  | 6.6                              |
| block_quantize_411   | 5.5  | 2                     | 0                        | 5.5  | 320                  | 353  | 56  | 2.8                              |
| entropy_encode_557   | 3.9  | 6                     | 0                        | 2.8  | 3,262                | 31   | 24  | 1.4                              |
| RLE encode 509   | 3.8  | 1                     | 1                        | 11.0   | 774                  | 22   | 48  | 4.6                              |

















## Configurable Vector Unit Model


- Perform vector operation on datastreams
- Setup spatial datapath to implement operator in configurable hardware
- Potential benefit in ability to chain together operations in datapath
- May be way to use GARP/NAPA?
- OneChip (to come...)


CALTECH cs184c Spring2001 -- DeHon


























| OneChip Coherency   |                                  |  |  |  |  |
|---------------------|----------------------------------|--|--|--|--|
| Situation<br>Number | Problem<br>Situation             | Actions Taken  |  |  |  |
| 1                   | FPGA read<br>after<br>CPU write  | <ol> <li>Flush FPGA source addresses from CPU cache when FPGA instruc-<br/>tion issues</li> <li>Prevent FPGA reads while pending CPU store instructions are out-<br/>standing</li> </ol>                       |  |  |  |
| 2                   | CPU read<br>after<br>FPGA write  | <ol> <li>Invalidate FPGA destination addresses in CPU cache when FPGA<br/>instruction issues</li> <li>Prevent CPU reads from FPGA destination addresses until FPGA<br/>writes its destination block</li> </ol> |  |  |  |
| 3                   | FPGA write<br>after<br>CPU read  | <ol> <li>Prevent FPGA writes while pending CPU load instructions are out-<br/>standing</li> </ol>  |  |  |  |
| 4                   | CPU write<br>after<br>FPGA read  | <ol> <li>Prevent CPU writes to FPGA source addresses until FPGA reads its<br/>source block</li> </ol>  |  |  |  |
| 5                   | FPGA write<br>after<br>CPU write | <ol> <li>Prevent FPGA writes while pending CPU store instructions are out-<br/>standing</li> </ol>   |  |  |  |
| 6                   | CPU write<br>after<br>FPGA write | <ol> <li>Prevent CPU writes to FPGA destination addresses until FPGA write<br/>its destination block</li> </ol>  |  |  |  |







## Model Roundup

- Interfacing
- IO Processor (Asynchronous)
- Instruction Augmentation
  - PFU (like FU, no state)
  - Synchronous Coproc
  - VLIW
  - Configurable Vector
- Asynchronous Coroutine/coprocesor
- Memory⇒memory coprocessor

CALTECH cs184c Spring2001 -- DeHon

