

# CS184a: Computer Architecture (Structures and Organization)

Day8: October 18, 2000  
Computing Elements 1:  
LUTs

## Last Time

- Instruction Space Modeling
  - huge range of densities
  - huge range of efficiencies
  - large architecture space
  - modeling to understand design space
- Started on Empirical Comparisons
  - [not sure when we'll finish this up]

# Today


- Look at Programmable Compute Blocks
- Specifically LUTs Today
- Recurring theme:
  - define parameterized space
  - identify costs and benefits
  - look at typical application requirements
  - compose results, try to find best point

Caltech CS184a Fall2000 -- DeHon

3

# Compute Function

- What do we use for “compute” function
- Any Universal
  - NANDx
  - ALU
  - LUT




Caltech CS184a Fall2000 -- DeHon

2

## Lookup Table


- Load bits into table
  - $2^N$  bits to describe
  - $\Rightarrow 2^{2^N}$  different functions
- Table translation
  - performs logic transform



Caltech CS184a Fall2000 -- DeHon

5

## Lookup Table



Caltech CS184a Fall2000 -- DeHon



6

## We could...


- Just build a large memory = large LUT
- Put our function in there
- What's wrong with that?

## FPGA = Many small LUTs

Alternative to one big  
LUT



## Toronto FPGA Model



## What's best to use?

- Small LUTs
- Large Memories
- ...small LUTs or large LUTs
- ...or, how big should our memory blocks used to perform computation be?


## Start to Sort Out: Big vs. Small Luts

- Establish equivalence
  - how many small LUTs equal one big LUT?

Caltech CS184a Fall2000 -- DeHon

11

“gates” in 2-LUT ?



Caltech CS184a Fall2000 -- DeHon

12

## How Much Logic in a LUT?


- Lower Bound?
  - Concrete: 4-LUTs to implement M-LUT
- Not use all inputs?
  - 0 ... maybe 1
- Use all inputs?
  - $(M-1)/3$ 
    - example M-input AND
    - cover 4 ins w/ first 4-LUT,
    - 3 more and cascade input with each additional
  - $(M-1)/k$  for K-lut

Caltech CS184a Fall2000 -- DeHon

13

## How much logic in a LUT?

- Upper Upper Bound:
  - M-LUT implemented w/ 4-LUTs
  - $M\text{-LUT} \leq 2^{M-4} + (2^{M-4}-1) \leq 2^{M-3}$  4-LUTs



Caltech CS184a Fall2000 -- DeHon

14

## How Much?

- Lower Upper Bound:
  - $2^{2^M}$  functions realizable by M-LUT
  - Say Need  $n$  4-LUTs to cover; compute  $n$ :
    - strategy count functions realizable by each
    - $(2^{2^4})^n \geq 2^{2^M}$
    - $n \log(2^{2^4}) \geq \log(2^{2^M})$
    - $n 2^4 \log(2) \geq 2^M \log(2)$
    - $n 2^4 \geq 2^M$
    - $n \geq 2^{M-4}$

Caltech CS184a Fall2000 -- DeHon

15

## How Much?

- Combine
  - Lower Upper Bound
  - Upper Lower Bound
  - (number of 4-LUTs in M-LUT)

$$2^{M-4} \leq n \leq 2^{M-3}$$

Caltech CS184a Fall2000 -- DeHon

16

## Memories and 4-LUTs

- For the **most complex** functions an M-LUT has  $\sim 2^{M-4}$  4-LUTs
- SRAM 32Kx8  $\lambda=0.6\mu\text{m}$ 
  - $170M\lambda^2$  (21ns latency)
  - $8*2^{11} = 16K$  4-LUTs
- XC3042  $\lambda=0.6\mu\text{m}$ 
  - $180M\lambda^2$  (13ns delay per CLB)
  - 288 4-LUTs
- Memory is 50+x denser than FPGA

Caltech CS184a Fall2000 -- DeHon  
— ...and faster

17

## Memory and 4-LUTs


- For “regular” functions?
- 15-bit parity
  - entire 32Kx8 SRAM
  - 5 4-LUTs
    - (2% of XC3042  $\sim 3.2M\lambda^2 \sim 1/50$ th Memory)
- 7b Add
  - entire 32Kx8 SRAM
  - 14 4-LUTs
    - (5% of XC3042,  $8.8M\lambda^2 \sim 1/20$ th Memory)

Caltech CS184a Fall2000 -- DeHon

18

## LUT + Interconnect


- Interconnect allows us to exploit **structure** in computation
- Already know
  - LUT Area << Interconnect Area
  - Area of an M-LUT on FPGA >> M-LUT Area
- ...but most M-input functions
  - complexity <<  $2^M$



## Different Instance, Same Concept

- Most general functions are huge
- Applications exhibit structure
- Exploit structure to optimize “common” case

## LUT Count vs. base LUT size




Caltech CS184a Fall2000 -- DeHon

21

## LUT vs. K

- DES MCNC Benchmark
  - moderately irregular



Caltech CS184a Fall2000

22

## Toronto Experiments


- Want to determine best K for LUTs
- Bigger LUTs
  - handle complicated functions efficiently
  - less interconnect overhead
- Smaller LUTs
  - handle regular functions efficiently
  - interconnect allows exploitation of compute structure
- What's the typical complexity/structure?

## Familiar Systematization

- Define a design/optimization space
  - pick key parameters
  - e.g. K = number of LUT inputs
- Build a cost model
- Map designs  $\triangleright$  look at resource costs at each point
- Compose: Logical Resources  $\backslash$  Resource Cost
- Look for best design points

## Toronto LUT Size

- Map to K-LUT
  - use Chortle
- Route to determine wiring tracks
  - global route
  - different channel width W for each benchmark
- Area Model for K and W




Caltech CS184a Fall2000 -- DeHon

25

## LUT Area vs. K

- Routing Area roughly linear in K





Caltech CS184a Fall2000 -- DeHon

26

## Mapped LUT Area


- Compose Mapped LUTs and Area Model



Caltech CS184a Fall2000 -- DeHon

27

## Mapped Area vs. LUT K



N.B. unusual case minimum area at K=3


Caltech CS184a Fall2000 -- DeHon

28

## Toronto Result

- Minimum LUT Area
  - at K=4
  - Important to note minimum on previous slides based on particular cost model
  - robust for different switch sizes
    - (wire widths)
    - [see graphs in paper]

## Implications



## Implications

- Custom? / Gate Arrays?
- More restricted logic functions?

## Relate to Sequential?

- How does this result relate to sequential execution case?
- Number of LUTs = Number of Cycles
- Interconnect Cost?
  - Naïve
  - structure in practice?
- Instruction Cost?

# Delay

Back to Spatial  
**(save for day10)...**


# Delay?

- Circuit Depth in LUTs?
- “Simple Function” --> M-input AND
  - 1 table lookup in M-LUT
  - $\log_k(M)$  in K-LUT

# Delay?

- M-input “Complex” function

- 1 table lookup for M-LUT
- between:  $\lceil (M-K)/\log_2(k) \rceil + 1$
- and  $\lceil (M-K)/\log_2(k - \log_2(k)) \rceil + 1$



Caltech CS184a

35


# Delay

- Simple:  $\log M$
- Complex: linear in  $M$
- Both go as  $1/\log(k)$

Caltech CS184a Fall2000 -- DeHon

36

## Circuit Depth vs. K




Caltech CS184a Fall2000 -- DeHon

37

## LUT Delay vs. K


- For small LUTs:
  - $t_{LUT} \approx c_0 + c_1 \times K$
- Large LUTs:
  - add length term
  - $c_2 \times \sqrt{2^K}$



- Plus Wire Delay
  - $\sim \sqrt{\text{area}}$

Caltech CS184a Fall2000 -- DeHon

38



Caltech CS184a Fall2000 -- DeHon

39

## Observation

- General interconnect is expensive
- “Larger” logic blocks
  - => less interconnect crossing
  - => lower interconnect delay
  - => get larger
  - => get slower
    - faster than modeled here due to area
  - => less area efficient
    - don’t match structure in computation

Caltech CS184a Fall2000 -- DeHon

40

## Finishing Up...

## No Class Monday

CS Dept. Retreat Sun/Mon.  
André **not** read email on Sunday.  
Catchup on reading, assignment,  
sleep...  
see you Wednesday.

## Big Ideas [MSB Ideas]

- Memory most dense programmable structure for the **most complex** functions
- Memory inefficient (scales poorly) for structured compute tasks
- Most tasks have some structure
- Programmable Interconnect allows us to exploit that structure

## Big Ideas [MSB-1 Ideas]

- Area
  - LUT count decrease w/ K, but slower than exponential
  - LUT size increase w/ K
    - exponential LUT function
    - empirically linear routing area
  - Minimum area around K=4

# Big Ideas

## [MSB-1 Ideas]

- Delay
  - LUT depth decreases with K
    - in practice closer to  $\log(K)$
  - Delay increases with K
    - small K linear + large fixed term
    - minimum around 5-6